Cluster-Based Hybrid Reconfigurable Architecture for Auto-adaptive SoC Xun ZHANG, Hassan RABAH Serge WEBER Laboratoire d’Instrumentation Electronique de nancy Nancy University Vandoeuvre-les-nancy, Nancy, 54500 email: {xun.zhang, hassan.rabah, serge.weber}@lien.uhp-nancy.fr Abstract— The paper presents a cluster-based hybrid reconfigurable architecture for auto-adaptive SoC to achieve highperformance and flexibility with low design effort on a variety of multimedia applications. An efficient adaptivity is enabled thanks to the use of heterogenous and exchangeable cores and to a hierarchical organization. This organization is materialized trough a global hardware reconfiguration and local hardware reconfiguration by using partial and dynamic reconfiguration. A case study of a discrete wavelet transform is used to demonstrate the feasibility in task adaptive level considering different types of filters. A platform based on a Xilinx Virtex-4 FPGA is used for experimental implementation.

I. I NTRODUCTION In the multimedia applications, customers demand more functionality and better audio-visual quality. At the same time, competitive pressures make achieving faster time-to market essential. Moreover, the diversity of communication networks, the bandwidth availability, energy constraints and the evolution of encoding standards require different types of encoding and decoding systems. All this requirements, among others, give the adaptively concept, which is not new, a crucial importance in present and future electronic devices. Making a system autoadaptive to requirements of a given application or a developing application in the future by adapting the hardware is the efficient solution to fit the computation needs in multimedia domain. This auto-adaptability can be achieved efficiently by using an heterogenous reprogrammable and reconfigurable structure. However, it is well known that reconfiguration overhead drastically affects both the system performance and energy consumption [1]. Different approaches have been proposed in order to cope with this problem. Among these researches, scheduling algorithms are used to minimize the reconfiguration overhead in partially reconfigurable hardware by hiding reconfiguration latency [2] [3]. In this case, a particular effort must be done in the design of scheduler and reconfiguration manager. Reconfiguration overhead can also be reduced using a multi-context technology, as used in coarse grained reconfigurable circuits, to the detriment of flexibility and huge among of memory requirement [4]. A concept of hyper-configurable architecture has been introduced as an alternative [5]. In this concept, a resource allowing reconfiguration is reconfigurable itself by defining different levels of reconfiguration. The drawbacks of this method are the reconfiguration memory

requirement, the complex control circuitry and the use of specific target architecture. The rapid evolution of reconfigurable architecture, particularly the modern FPGAs which can integrate a complete system on chip, requires new architectural design and methods to exploits their potential. These architectures must take into account the needs of an application, or a set of applications of a domain, in term of efficiency and adaptability. It must also be capable of exploiting the available heterogeneous resources and partial reconfiguration potential of the target technology. To meet these requirements, we propose a cluster-based hybrid reconfigurable and programmable architecture. Each cluster is composed of interchangeable reconfigurable cores and programmable processors. In our approach, the architecture is a hierarchical structure with two levels of reconfigurations. The first level allows the application swapping and the second level allows the adaptation of an application to its enthronement. In order to demonstrate the feasibility of our architecture, we choose a video decoder as an application and we focus on task adaptive level where we use the wavelet transform [6] as an adaptable task. The inherent scalability of wavelet transform and its use in new compression standards make it as a good candidate and motivate our choice. Moreover, the wavelet transform is achievable using different types of algorithms and different types of filters. The remainder of paper is organized in the follow: in section II we explain the approach of layered adaptivity, the proposed layered and reconfigurable architecture is detailed in section III our approach is validated through the case study in section IV. section V will give the concluding remarks and the future work. II. L EVELS OF AUTO - ADAPTATION Adaptation is a ability of SoC to adapt the external requirement during run-time by adjusting it’s structure. In our approach, the adaptation can be seen in two manners: the application adaptive level and task adaptive level. The application adaptive level represents the switching between different applications. For example, the multimedia terminal switches it use from playing a movie to answering a video call. The task adaptive level consists of the switching different versions of a task of an application, this situation can occur for instance in down scaling or up scaling in video decoding according to the available bandwidth.

A. Application adaptive level

T1

T1

T2 T3

T7

Memory

RPM Memory

RPM

Memory

reconfigurable communication

Memory

RPM

RPM

RPM

RPM

reconfigurable communication

Fig. 2.

Layered architecture

T1

T3

T7 T30

T8

T8

T4 T9

T9

T5

RPM

RISC RTOS

reconfigurable communication

For a given domain, applications can be described by a set of processing tasks and sub tasks. The difference between the applications could be represented with common processing tasks and specific processing tasks. Figure 1 shows an example of two applications A1 and A2 featuring common tasks (continuous lines) and specific tasks (dash lines). Switching from application A1 to application A2 requires replacement of specific tasks and the communication between newly loaded tasks and common tasks. In some cases, the simultaneous execution of two applications is required. To achieve this, different versions of specific tasks must be available.

T31

T32

T33

T6

T6

T6

(A1)

(A2)

(A2’)

Fig. 1. Different adaptive configurations: A1-A2 : Application adaptive; A2-A’2: Task adaptive

B. Task adaptive level Each task of an application commonly consists of a set of sub-tasks or a set of operators depending on the complexity of task as shown in figure 1 where a new version of task T 2 is used to adapt the application A2 to a given environment. To enable task adaptivity, different versions of a task for a given algorithm must be defined and characterized in terms of power, area, throughput, efficiency and other objectives. For the same task, it must be also possible to change the type of algorithm in order to adapt the application to the future standards. III. C LUSTER - BASED H YBRID RECONFIGURABLE ARCHITECTURE

Different design strategies by which a program may be embedded in a reconfigurable system on chip were reported in literature. This strategies can range from a pure software implementation to a pure hardware implementation with various intermediate solutions mixing hardware and software in a tightly or loosely coupling. Each model exploits a different part of the cost performance spectrum of implementations and is well suited for a specific application or a specific task of an application. The maximum flexibility is obtained by a pure software implementation and the maximum performance is obtained by a hardware implementation. The performances of a processor can be enhanced by modifying its data-path. The data-path can be made reconfigurable in order to enhance its flexibility. However, this type of model remains specific to limited applications.

When the number of processing elements is very important, the communication becomes a real problem. This problem is taken in consideration in our analysis, which is not addressed in this paper, and our choice is an heterogenous association of local parallel bus and global serial or semi-parallel packetized link. These choices lead us to organize our system in a cluster fashion where a cluster is composed of a set of modules communicating via a bus. The cluster intercommunication is achieved by using a serial or semi-parallel packetized link. In this background, the proposed architecture with hierarchical reconfiguration structure which is based on the dual-level adaptation defined above is shown in figure 2. This hierarchical structure is configurable in two ways: a global reconfiguration level and a local reconfiguration level. A. Global reconfiguration level In the global reconfiguration level, it is possible to reconfigure the communication between clusters and elements of a cluster in order to meet a particular need. The proposed organization is depicted in figure 2. It is composed of an heterogeneous multiprocessor cores that allow software reuse, one or several Reconfigurable Processing Modules (RPM), a reconfigurable interface, and an on chip memory. The reconfigurable processing modules allows hardware acceleration and can be reconfigured in a way that supports different versions of a task. The reconfigurable communication interface is used to build the interconnection between RPM and the other components. Each RPM can be reconfigured at runtime. An on chip processor can act as the reconfiguration manager to control the sequences of reconfigurations. When a new application is required, the configuration of RPM corresponding to the application will be loaded as well as those of the adequate communication. B. Local reconfiguration level The task adaptive level is enabled by reconfiguration at processing element level, where versions of a task can be mapped into software or hardware. The software version can be executed on a general purpose embedded core processor or a specific embedded core processor. The hardware versions

can be mapped on a Reconfigurable Processing Module. Three types of RPM reconfigurations are defined : • Small reconfiguration : Different parts of the RPM can be reconfigured individually. The structure of such an RPM is depicted in figure 3 When a task is mapped on this type of RPM, the intra-task is allowed by performing small changes. • Medium reconfiguration : In this type of RPM a tiny processor is associated to a medium reconfigurable area (figure 4) that can bring flexibility and performance at once. • Overall reconfiguration : This type of RPM can be reconfigured to hold a more advanced soft CPU or a specific hardware IP core. This different types of RPM are designed in order to allow the best flexibility and performances tradeoffs at run time when the adaptation of the system to a new application is required, or the environment of a given application changes. Local memory Reconfigurable Interface controller and address generator register file

Local memory Reconfigurable Interface

Reconfigurable

Fabric

(soft CPU or HW IP core )

Fig. 5.

RPM Architecture with total reconfiguration

One of the main object of the experiment is to test the hierarchical architecture to support the implementation of different filters with different coefficients, and adapt with 64x64 size of image and 2-level of transform. This novel dynamically reconfigurable architecture is composed of two reconfigurable processing units, a reconfigurable interface and an on chip memory used as a cache. By reading the image data from different memory area, the F/I DWT module can compute the image with different resolution according to the requirement of application. The organization of memory uses four memory independent blocks allowing the computation module to work in parallel.

RPU

reconfigurable

On chip memory

datapath LL

Fig. 3.

LH

HL

HH

RPM Architecture with small reconfiguration Reconfigurable Interface controller and address generator

Local memory Reconfigurable register file

register file

Interface even datapath

Reconfigurable

RPU1

Hardware

Fig. 6.

odd datapath

even datapath

odd datapath

RPU2

Tiny CPU Example of configuration for DWT

A. Reconfigurable Processing Unit Fig. 4.

RPM Architecture with medium reconfiguration

IV. C ASE STUDY In this section, we illustrate the proposed architecture by examining the design of Forward and Inverse Discrete Wavelet Transform task (F/I DWT). As the difference between the two transforms is very small shifting from IDWT to FDWT and vice versa requires small modifications. The DWT task is implemented in The Reconfigurable Processing Module architecture as shown in the figure 6.

The reconfigurable processing Unit (RPU) allows the implementation of different types of wavelet filters. A filter (task) is a set of arithmetic and logic operators. A configuration of RPU consist of a type of filter or a version of a filter. For a given filter, the corresponding operators can be connected in a different ways to realize different version of the filter. The different versions can be parallel, pipeline, sequential or a combination of them. Table I lists the number of main computational requirements (the number of additions, shifts, and multiplications per fil-

TABLE I D IFFERENT FILTER TYPES OF WAVELET TRANSFORM Additions 5 10 8 10 12

Shifts 2 3 4 2 4

BRAM configurations memory

Multiplications 0 0 2 2 4

SM

HWICAP BRAM Buffer ICAP

tering operation). We choose two filters to illustrate the task adaptive level. The IDWT 5/3 lifting based wavelet transform has short filter length for both low-pass and high-pass filter. The corresponding data flow graph is shown in figure 7. It is composed of two partitions: odd and even. Each partition is implemented in the corresponding data path of the RPU. The register file is used to hold intermediate computation results. S0

D0

Even DataPath

+

>>

−

D

S0

D0

S1

+

+

*

*

>>

>>

−

+

+

D1

D1

Odd DataPath

D

+

*

*

>>

>>

>>

+

−

+

S

(a)

Fig. 7.

+

+

+

+

S1

SM

RA1 SM

SM

RA2

RA3

PowerPC

SDRAM

Fig. 8.

Target architecture: example of RPM.

or writing the memory. A hardwired and reconfigurable sequencer is used to manage the sequence of operations and communication. The Reconfigurable Interface implements a 3stages pipeline for computation unites except the computation at the first level. The pipeline stages are: Read (R), Execute (E) and Write (W). In our experiment, two version of interface which support the implementation of different filter, are defined. C. Memory access

+

+

BRAM

OPB

Filters 5/3 5/11-A SPC 13/7-T 9/7-F

Virtex−4

S

(b)

DWT data flow graph of 5/3 filter (a) and 9/7 filter (b).

There is similarities between equations of 5/3 filter and those of 9/7−F filter which implies same similarities between the data flow graph of the two filters. It is clear that by duplicating the dataflow graph of filter 5/3 and inserting four multipliers we obtain the data flow graph of the 9/7 filter. Moreover, if we consider the table I, we can see that by partially reconfiguring the 9/7 filter we can implement all the list of the table. The reconfiguration of 9/7 filter consists of suppressing or disconnecting unused operators and generation of an adequate control and an efficient data management. B. Reconfigurable Interface The reconfigurable interface core is the key element of the reconfigurable processing module. One of its functionalities is to connect the RPUs together and control the protocol communication between the RPUs and internal memory. The controller cell presides the generation of address for reading

The on chip memory consists of a set of fixed size blocs. Each bloc is a dual port memory with a simultaneous read and write access. The size of each memory bloc corresponds to the size of the image in the first level on transformation in IDWT case. In our experiment we choose a size of 32×32 bytes. Due to this organization, when the first level is processed, the two data paths of processing elements are fed in a sequential way, which requires two cycles for memory access. However, for the other levels, the data are retrieved from (or stored to) two different memory blocs for one processing element in parallel. D. Implementation detail and result analysis 1) Target platform: To demonstrate the feasibility of proposed reconfigurable DWT/IDWT architecture, we implemented a reconfigurable IDWT architecture targeting a Xilinx FPGA of the Virtex family (Virtex-4) [7]. The system is organized as shown Figure8: it is composed of a PowerPC allowing the hardware configuration through ICAP, a BRAM used to store partial bitstreams and one Reconfigurable Processing Module. The RPM is composed of a reconfigurable area (RA1) to hold communication interface, and reconfigurables areas (RA2 and RA3) to hold different data-path. The communication between different reconfigurable areas is achieved by slice macros. The RPM uses a local and fragmented BRAM memory with double ports in order to enable parallelism. 2) Implementation results : Xilinx design tools [8] (EDK, ISE and PlanAhead ) are used to implement the system. The different partial bitstreams are stored in the on chip BRAM. The static bitstream is loaded using JTAG cable. To measure the execution time of each partial bitstream, a free

TABLE II M EASURED RECONFIGURATION TIME OF DIFFERENT BITSTREAM FILES FOR 2-D IDWT. Partial bitstreams Partial bitstream Partial bitstream Partial bitstream Partial bitstream

RPM static part R com 1

bitstream size(Kbyte) Ko 582 Ko 33Ko

Reconfiguration time ms 21 sec (JTAG) 0.57 ms

R com 2

63Ko

0.67 ms

R f 53

28Ko

0.26 ms

R d 97

11Ko

0.16 ms

1 2 3 3

running hardware timer is used. The measurement results are shown in table II. In this table, the mains modules are : the different part between filter 5/3 and 9/7 ( R d 97 ), 5/3 filter functional module (R f 53), communication interface for 5/3 filter (R com 1) and : communication interface for 9/7 filter (R com 2). The on chip PowerPC processor is used for autoconfiguration through HWICAP. As the PowerPC is an element of the system, it is used to detect external or internal events and accordingly loads automatically the adequate configuration to adapte the system to the given situation and then making the system auto-adaptive. The HWICAP makes autoconfiguration easier, in fact a C program running on PowerPC allows the transfer of 512x32 bit blocks of the partial bitstream from the configuration memory to a fixed size buffer of the HWICAP peripheral, which manages the transfer from the buffer to the ICAP. The total reconfiguration time can be approximated by the following equation: Tconf ig = TICAP + TBRAM

(1)

Where TICAP is the time required to transfer configuration data from the buffer to the ICAP, and TBRAM is the time required to transfer data from configuration memory to the HWICAP buffer. Table II shows different parts of the system, the size of corresponding bitstream file and their configuration time. The system consists of a static part and reconfigurable parts ( P art1 and P art2 are the two versions of reconfigurable communication allowing the switching between two filters, P art3 corresponds to 5/3 filter, and P art4 is the difference between 5/3 filter and 9/7 filter ). The configuration time is measured using a free running counter (timer) incremented every system clock cycle, and capturing the start time and the end time. We see that the configuration time as expected depends linearly on the size of bitstream. To compare the measured configuration time with the minimum possible value, the theoretical value for the reconfiguration of Virtex-4 FPGA could be obtained with this equation: Tconf ig = L/r, where L is the length of the configuration file and r is the transfer rate. As an example, for a file of 63KB size, and a clock frequency of 100 MHz as used in

our experimentation, the minimum theoretical reconfiguration time is 0.63 ms, which is much less than 90 ms that as given in table II. This is due to PowerPC that acts as the configuration manager in our system. Large part of time is spent to copy reconfiguration data from on chip or external memory to HWICAP buffer. The difference between the measured configuration time (0.97 ms) and the computed time (0.63 ms) is due to the imprecision of the measurement method. In fact, the capture of start and stop time is achieved using software, which tacks additional clock cycles. In table II we can see also that the main part of reconfiguration time is wasted for the transmission of reconfiguration files. It is obvious that the configuration time can be improved. A solution we are studying is based on a specific hardware reconfiguration manager capable to transfers the configuration data from on chip memory to ICAP. V. C ONCLUSION AND FUTURE WORK In this paper, we have described a cluster-based hybrid reconfigurable architecture for auto-adaptive SoC. The cluster internal structure and organization is designed in order to allow the best flexibility and performances tradeoffs at run time when the adaptation of the system to a new application is required, or the environment of a given application changes. We demonstrated thought the case study that it can be used for any types of filters, any size of image and any level of transformation. The on chip PowerPC processor is used for auto-configuration through HWICAP. As the PowerPC is an element of the system, it is used to detect external or internal events and accordingly loads automatically the adequate configuration to adapt the system to the given situation and then making the system auto-adaptive. In the future work, an operation system will be used in the embedded system to organize the reconfiguration events. Moreover, An efficient reconfiguration management is being optimized for organizing the configuration process through the ICAP. R EFERENCES [1] K.COMPTON ”Reconfigurable Computing: A Survey of Systems and Software” , ACM Computing Surveys,Vol.34, No.2,june2002, pp.171210. [2] L.Shang and N.K.Jha ”Hardware/Software Co-Synthesis of Low Power Real-time Distributed Embedded Systems with Dynamically Reconfigurable FPGAs” Proc.Asia South Pacific Design Automation Conf.(ASPDAC 02). ACM Press. 2002, PP. 345-354. [3] R.Maestre et al., ”Configuration Management in Multi-context Reconfigurable Systems for Simultaneous Performance and Power Optimizations,” Proc.13 Int’l Symp. System Synthesis(ISSS 00), IEEE Press,2000,pp.107113 [4] IPFlex,Inc. DAP/DNA Overview. http://www.ipFlex.com/english/product/index.html. [5] S.Lange, Martin Middendorf, ”On the Design of Two-Level Reconfigurable Architectures,” reconfig, p. 9, 2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig’05), 2005. [6] S. Mallat, ”A Theory for Multiresolution Signal Decomposition: The Wavelet Representation”, IEEE Transactions on Pattern Analysis and Machine Intellignece, Vol. 11, no. 7, pp674-693, July 1989. [7] Datasheet.V4,Xilinx, Inc.2004. ”Virtex-4 Data sheet”, Xilinx Inc. San Jose, CA [8] XAPP-290,Xilinx Inc. ”Two flows for partial reconfiguration: module based or difference based.” Xilinx App. Note 290 Sep., 2004